

Please type a plus sign (+) inside this box -

PTO/SB/21 (08-00)
Approved for use through 10/31/2002. OMB 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

#### 09/477,107 **Application Number** TRANSMITTAL 12/31/99 **Filing Date FORM** Christopher L. Hamlin **First Named Inventor** (to be used for all correspondence after initial filing) Group Art Unit 2131 Dada, B. W. **Examiner Name** K35A0576 Total Number of Pages in This Submission Attorney Docket Number **ENCLOSURES** (check all that apply) Assignment Papers (for an Application) After Allowance Communication Fee Transmittal Form to Group Appeal Communication to Board Fee Attached Drawing(s) of Appeals and Interferences Licensing-related Papers Appeal Communication to Group Amendment / Reply (Appeal Notice, Brief, Reply Brief) Petition After Final Proprietary Information Petition to Convert to a Affidavits/declaration(s) **Provisional Application** Status Letter Power of Attorney, Revocation Change of Correspondence Address Other Enclosure(s) (please Extension of Time Request identify below): Terminal Disclaimer Post Card **Express Abandonment Request** Request for Refund Information Disclosure Statement CD, Number of CD(s). Certified Copy of Priority Document(s) Remarks Response to Missing Parts/ Incomplete Application Response to Missing Parts under 37 CFR 1.52 or 1.53 SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT Firm Howard H. Sheerin, Reg. 37,938 Individual name Signature Date **CERTIFICATE OF MAILING** I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail addressed to: Commissioner of Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on:

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Date

Howard H. Sheerin

Typed or printed name

Signature

PTO/SB/17 (01-03) Approved for use through 04/30/2003. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

# FEE TRANSMITTAL for FY 2003

Effective 01/01/2003. Patent fees are subject to annual revision.

Applicant claims small entity status. See 37 CFR 1.27

TOTAL AMOUNT OF PAYMENT

(\$)	340
\ <b>\P</b> /	0-10

work Reduction Act of 19	995, no persons are required to i	respond to a collection of info	ormation unless it displays a valid OMB control number.		
TRANSMITTAL		Complete if Known			
		Application Number	09/477,107		
for EV	2003	Filing Date	12/31/99		
for FY 2003 1/2003. Patent fees are subject to annual revision. ms small entity status. See 37 CFR 1.27		First Named Inventor	Christopher L. Hamlin		
		Examiner Name	Dada, B. W.		
		Art Unit	2131		
T OF PAYMENT	(\$) 340	Attorney Docket No.	K35A0576		

METHOD OF PAYMENT (check all that apply)						FE	ECALCULATION (continued)		
Check Credit card Money Other None			3. A	DDITI	ONAL	. FEE	S		
✓ Deposit Account:			<u>Large</u>	Entity	Small	Entity			
Deposit				Fee Code	Fee (\$)		Fee	Fee Description	r n.ld
Account Number	23-1209			1051	130	2051	( <b>\$</b> ) 65	Surcharge - late filing fee or oath	Fee Paid
Deposit	WESTER	ON DICITAL		1052	50	2052	25	Surcharge - late provisional filing fee or	
Account Name	WESTER	RN DIGITAL						cover sheet	
	ioner is autho	orized to: <u>(ch</u> eck all that ap	ply)	1053	130	1053		Non-English specification	
_	(s) indicated b		verpayments		2,520	1812		For filing a request for ex parte reexamination	
Charge an	y additional fee	(s) during the pendency of	this application	1804	920*	1804	920-	Requesting publication of SIR prior to Examiner action	
_	e(s) indicated be lentified depos	elow, except for the filing it account.	fee	1805	1,840*	1805	1,840*	Requesting publication of SIR after Examiner action	
	FEE (	CALCULATION		1251	110	2251	55	Extension for reply within first month	
1. BASIC F				1252	410	2252	205	Extension for reply within second month	
Large Entity	Small Entity			1253	930	2253	465	Extension for reply within third month	
Fee Fee Code (\$)	Fee Fee Code (\$)	Fee Description	Fee Paid	1254	1,450	2254	725	Extension for reply within fourth month	
1001 750	2001 375	Utility filing fee		1255	1,970	2255	985	Extension for reply within fifth month	
1002 330	2002 165	Design filing fee		1401	320	2401	160	Notice of Appeal	
1003 520	2003 260	Plant filing fee	$\vdash$	1402	320	2402	160	Filing a brief in support of an appeal	340
1004 750	2004 375	Reissue filing fee		1403	280	2403	140	Request for oral hearing	
1005 160	2005 80	Provisional filing fee		1451	1,510	1451	1,510	Petition to institute a public use proceeding	
	l ,	SUBTOTAL (1) (\$)		1452	110	2452	55	Petition to revive - unavoidable	
2. EXTRA CLAIM FEES FOR UTILITY AND REISSUE			1453	1,300	2453	650	Petition to revive - unintentional		
2. EXTRA	CLAIM FEE	S FOR UTILITY ANI Fee fro	m	1501	1,300	2501	650	Utility issue fee (or reissue)	
Total Claims		Extra Claims below		1502	470	2502	235	Design issue fee	
Independent		)** = X 18.00 x 84.00		1503	630	2503	315	Plant issue fee	
Claims Multiple Depa		** = × <u>84.00</u>	┤╄━━┤	1460	130	1460	130	Petitions to the Commissioner	
				1807	50	1807	7 50	Processing fee under 37 CFR 1.17(q)	
Fee Fee	Small Entity	<u>Fee Description</u>		1806	180	1806		Submission of Information Disclosure Stmt	
Code (\$) 1202 18	Code (\$) 2202	9 Claims in excess of 20	1	8021	40	802	1 40	Recording each patent assignment per property (times number of properties)	
1202 18		2 Independent claims in		1809	750	2809	375	Filing a submission after final rejection (37 CFR 1.129(a))	
1203 280	2203 14	<ol> <li>Multiple dependent da</li> </ol>	im, if not paid	1810	750	2810	375	For each additional invention to be	
1204 84	2204 4	2 ** Reissue independer	nt claims					examined (37 CFR 1.129(b))	
4005 45		over original patent		1801	750	2801		Request for Continued Examination (RCE)	
1205 18	2205	9 ** Reissue claims in ex and over original pat		1802	900	1802	900	Request for expedited examination     of a design application	
SUBTOTAL (2) (\$)			Other	fee (sp	ecify) _				
**or numbe		id, if greater, For Reissues	s, see above	*Red	iced by	Basic I	Filing F	ee Paid SUBTOTAL (3) (\$) 340	

SUBMITTED BY (Complete (if applicable) Registration No. Howard H. Sheerin Name (Print/Type) Telephone 303-765-1689 37,938 Signature 04

WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

This collection of information is required by 37 CFR 1.17 and 1.27. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, Washington, DC 20231.

Western Digital Technologies, Inc. Serial Number 1009 17,107

1

Patent Docket: K35A0576

In re Application of:

Christopher L. Hamlin

Serial No.: 09/477,107

Filed: 12/31/99

Title: INTEGRATED CIRCUIT COMPRISING

ENCRYPTION CIRCUITRY SELECTIVELY

ENABLED BY VERIFYING A DEVICE

Group Art Unit: 2131 Examiner: Dada, B. W.

#### **BRIEF ON APPEAL**

THE COMMISSIONER FOR PATENTS ALEXANDRIA, VA 22313

Sir,

The following appeal brief is submitted pursuant to the Notice of Appeal filed on 9/01/04, in the above-identified application.

#### **REAL PARTY IN INTEREST**

The real party in interest for the above-identified patent application is Western Digital Technologies, Inc. (see assignment REEL/FRAME: 011959/0188 identifying Western Digital Technologies, Inc. as assignee of the entire right, title and interest of the above-identified patent application).

#### RELATED APPEALS AND INTERFERENCES

There are no known appeals or interferences related to the instant appeal.

11/05/2004 MMEKONEN 00000037 231209 09477107

01 FC:1402 340.00 DA

Patent Docket: K35A0576

#### STATUS OF CLAIMS

Claims 1-14 are the only claims pending and stand under final rejection. Claims 1-14 are the basis of this appeal.

#### STATUS OF AMENDMENTS

There are no outstanding amendments.

#### **SUMMARY OF INVENTION**

As illustrated in FIG. 1, the present invention may be regarded as an integrated circuit 100 for selectively encrypting plaintext data 102 received from a first device 104 to produce encrypted data 106 to send to a second device 108. The integrated circuit 100 comprises controllable encryption circuitry 110 comprising a data input 112, an enable input 114, and a data output 116. The integrated circuit 100 further comprises a plaintext input 118 for providing the plaintext data 102 to the data input 112, an encrypted text output 120 for providing the encrypted data 106 from the data output 116, and a first control input 122 for receiving a first device authentication signal 124 for authenticating the first device 104. A first verification circuit 130, responsive to the first device authentication signal 124, produces a first verification signal 132 for use in controlling the enable input 114 of the encryption circuitry 110 to enable the encryption circuitry 110 to provide the encrypted data 106 via the encrypted text output 120.

#### **ISSUES**

I. Whether claims 1, 3-8 and 10-14 are patentable under 35 U.S.C. §103(a) over Brown et al. (5,892,826) in view of Lewis (5,734,819).

3

Patent Docket: K35A0576

#### **GROUPING OF CLAIMS**

Claims 1-14 stand rejected and are grouped together for the purpose of this appeal.

#### THE REFERENCES

The following references are relied upon by the examiner:

Brown et. al.	5,892,826	April 6, 1999
Lewis	5,734,819	Mar. 31, 1998
Le Rue	5,694,469	Dec. 2, 1997

#### THE REJECTIONS

Claims 1, 3-8 and 10-14 stand rejected under 35 USC §103(a) as unpatentable over Brown et al. in view of Lewis. The examiner asserts that Brown discloses encryption circuitry but concedes that Brown does not teach to authenticate a device that provides plaintext data before enabling the encryption circuitry. The examiner asserts that Brown could be modified in view of Lewis to arrive at the claimed invention since Lewis discloses to authenticate a device using a unique chip identifier.

#### **ARGUMENT**

### I. THE ISSUE UNDER 35 U.S.C. §103(a) - BROWN IN VIEW OF LEWIS

A. The rejection should be reversed because modifying Brown in view of Lewis will not result in the claimed invention and therefore the examiner has failed to make a prima facie case of obviousness.

The rejection should be reversed because the examiner has failed to make a prima facie case of obviousness when the combination of references does not teach all of the claim limitations (MPEP 2143). In response to this argument, the examiner asserts the applicant is attacking the references individually rather than the combination. However, this interpretation of applicant's argument is incorrect. Modifying Brown in view of Lewis results in a combination that does not teach all of the claim limitations. It is only after the examiner interjects his own modifications in view of applicant's specification does the examiner arrive at all of the claim limitations.

The examiner concedes that Brown does not teach to authenticate a device before enabling an encryption circuit, but asserts that Lewis teaches this modification. However, Lewis discloses a system that authenticate a device before allowing software to run on the system (col. 5, lines 9-14). Therefore, modifying Brown in view of Lewis would result in a system that authenticates a device before allowing software to run on the system; it would not result in a system that authenticates a device before enabling encryption circuitry to operate as recited in the claims. Accordingly, the combination of references does not teach all of the claim limitations as required under MPEP 2143.

The suggestion to modify the prior art by <u>authenticating a device before enabling</u> encryption circuitry comes only from applicant's own disclosure which is not a proper basis to sustain a rejection under 35 USC §103.

Patent Docket: K35A0576

#### **CONCLUSION**

Reversal of the rejections in this appeal is respectfully requested.

To the extent necessary, a petition for an extension of time under 37 C.F.R. 1.136 is hereby made. Please charge any shortage in fees due in connection with the filing of this paper, including extension of time fees, to Deposit Account No. 23-1209, and please credit any excess fees to such deposit account.

Respectfully submitted,

Date: ////04 By: \_\_\_\_\_\_

Howard H. Sheen Reg. No. 37,938

Tel. No. (303) 765-1689

#### **CERTIFICATE OF MAILING**

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner of Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on:

11/1/03

Howard H. Sheerin

(Print Name)

year

6

Patent Docket: K35A0576

## **APPENDIX**

A complete listing of the claims on appeal:

1	1.	An integrated circuit for selectively encrypting plaintext data received from a first device
2		to produce encrypted data to send to a second device, the integrated circuit comprising:
3		controllable encryption circuitry comprising:
4		a data input;
5		an enable input;
6		a data output;
7		a plaintext input for providing the plaintext data to the data input;
8		an encrypted text output for providing the encrypted data from the data output;
9		a first control input for receiving a first device authentication signal for
10		authenticating the first device; and
11		a first verification circuit, responsive to the first device authentication signal, for
12		producing a first verification signal for use in controlling the enable input
13		of the encryption circuitry to enable the encryption circuitry to provide the
14		encrypted data via the encrypted text output.
1	2.	The integrated circuit as recited in claim 1, further comprising:
2		a second control input for receiving a second device authentication signal
3		authenticating the second device;
4		a second verification circuit responsive to the second device authentication signal
5		for producing a second verification signal; and
6		a gating circuit responsive to the first and second verification signals for applying
7		an enable signal to the enable input to cause the controllable encryption
8		circuitry to provide the encrypted data via the encrypted text output.
1	3.	The integrated circuit as recited in claim 1, wherein:
2		the first device authentication signal comprises a device identifier; and

Western Digital Technologic	es, Inc.
Serial Number: 09/477,107	

Patent Docket: K35A0576

7

3		the first verification circuit verifies the first device by comparing the device
4		identifier to a corresponding expected device identifier.
1	4.	The integrated circuit as recited in claim 3, wherein the expected device identifier is
2		hardwired into the integrated circuit.
1	5.	The integrated circuit as recited in claim 3, wherein:
2		the second device is a non-volatile memory; and
3		the expected device identifier is stored on the non-volatile memory.
1	6.	The integrated circuit as recited in claim 1, wherein:
2		the first device authentication signal comprises a message authentication code
3		generated over the plaintext data using a device key; and
4		the first verification circuit verifies the first device by verifying the message
5		authentication code using an internal key.
1	7.	The integrated circuit as recited in claim 1, wherein:
2		the first device is a signal processing circuit; and
3		the second device is a non-volatile memory.
1	8.	A method of controlling encryption circuitry within an integrated circuit by selectively
2		encrypting plaintext data received from a first device to produce encrypted data to send to
3		a second device, the method comprising the steps of:
4		receiving the plaintext data from the first device;
5		receiving a first device authentication signal for authenticating the first device;
6		producing a first verification signal in response to the first device authentication
7		signal; and
8		enabling the encryption circuitry in response to the first verification signal to
9		provide the encrypted data to the second device.

**Patent** 

1	9.	The method of controlling encryption circuitry as recited in claim 8, further comprising
2		the steps of:
3		receiving a second device authentication signal authenticating the second device;
4		producing a second verification signal in response to the second device
5		authentication signal; and
6		enabling the encryption circuitry in response to the first and second verification
7		signals to provide the encrypted data to the second device.
1	10.	The method of controlling encryption circuitry as recited in claim 8, wherein:
2		the first device authentication signal comprises a device identifier; and
3		the step of producing a first verification signal in response to the first device
4		authentication signal comprises the step of comparing the device identifier
5		to a corresponding expected device identifier.
1	11.	The method of controlling encryption circuitry as recited in claim 10, wherein the
2		expected device identifier is hardwired into an integrated circuit.
1	12.	The method of controlling encryption circuitry as recited in claim 10, wherein:
2		the second device is a non-volatile memory; and
3		the expected device identifier is stored on the non-volatile memory.
1	13.	The method of controlling encryption circuitry as recited in claim 8, wherein:
2		the first device authentication signal comprises a message authentication code
3		generated over the plaintext data using a device key; and
4		the step of producing a first verification signal in response to the first device
5		authentication signal comprises the step of verifying the message
6		authentication code using an internal key.
1	14.	The method of controlling encryption circuitry as recited in claim 8, wherein:
2		the first device is a signal processing circuit; and
3		the second device is a non-volatile memory.